Biresh Kumar Joardar

Assistant Professor at University of Houston

Email: bjoardar@central.uh.edu | Website: https://bjoardar.github.io/ | www.linkedin.com/in/bkjoardar

PROFESSIONAL EXPERIENCE

Assistant Professor,   Sept. 2022 – Present
University of Houston, Houston, TX, US

NSF Computing Innovation (Postdoctoral) Fellow,   Sept. 2020 – Aug 2022
Duke University, Durham, NC, US
Mentor: Krishnendu Chakrabarty

Internship   May 2019 – Aug. 2019
Cadence Design Systems, San Jose, CA
     Machine Learning-based netlist optimization for faster RTL synthesis

EDUCATION

Ph. D. in Electrical and Computer Engineering,   Aug. 2016 – Aug 2020
Washington State University**,** Pullman**,** WA, US
Advisors: Dr. Partha Pratim Pande and Dr. Janardhan Rao Doppa
Major: Computer Engineering
Relevant Coursework: VLSI Design, Computer Architecture, Machine Learning, Structured Prediction,
GPA: 4/4

Bachelor of Engineering in Electronics and Telecommunications,   Aug. 2012 - May. 2016
Jadavpur University, Kolkata, India
CGPA: 9.1/10 (First Class Honors)

AWARDS and ACCOMPLISHMENTS

- Selected for the DAAD AInet Fellowship, Awarded by DAAD, 2021
- Best Paper Award Nomination, DATE 2020 and DATE 2021
- Received the CI-Fellowship for Postdoctoral research, Awarded by CRA and CCC, 2020
- Won the Best Paper Award, NOCS 2019
- Outstanding Graduate Student Researcher award, Voiland College of Engineering and Architecture, Washington State University, 2019
- Harold and Dianna Frank Electrical Engineering Fellowship, Washington State University, 2018

PROFESSIONAL SERVICE

Tutorials, Lectures and Special Sessions:
- Processing-in-Memory enabled Manycore Systems Design for Deep Learning Workloads at ESWEEK 2022 ((with Dr. Janardhan Rao Doppa)
- Overcoming Moore's Law via Technology and Machine Learning-driven Manycore Systems at ESWEEK 2021 (with Dr. Janardhan Rao Doppa)
- Special session at ICCAD 2021 (Title: Processing-in-Memory enabled Heterogeneous Manycore Architectures for Deep Learning: From CNNs to GNNs)

Program Committee Member:
- The AAAI conference on Artificial Intelligence, 2023
- International Green and Sustainable Computing Conference (IGSC), 2022
- Network-On-Chip symposium (NOCS), 2022

- International Conference on Networking, Architecture, and Storage (NAS), 2022
- Design Automation Conference (DAC), 2022
- Jury member for Student Research Competition at ICCAD, 2021
- International Green and Sustainable Computing Conference (IGSC), 2021
- ACM/IEEE Workshop on Machine Learning for CAD (MLCAD), 2021

Reviewer (Publons profile):
- IEEE Transactions on Computers (TC)
- IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD)
- IEEE Transactions on Very Large-Scale Integrated Circuits and Systems (TVLSI)
- IEEE Transactions On Parallel And Distributed Systems (TPDS)
- IEEE/ACM Transactions on Computational Biology and Bioinformatics (TCBB)
- IEEE Design & Test (D&T)
- IEEE Journal on Emerging and Selected Topics in Circuits and Systems (JETCAS)
- IEEE Transactions on Automation Science and Engineering (TASE)
- IEEE Transactions on Circuits and Systems II (TCAS)
- ACM Journal on Emerging Technologies in Computing Systems (JETC)
- ACM Transactions on Architecture and Code Optimization (TACO)

MENTORSHIP and TEACHING

- Mentored five students (four PhD and one Masters) at Duke University and Washington State University.
- Instructor for ECE 590-7061 course, titled "Machine Learning-based hardware design methodologies", in Fall 2021 at Duke University.

PUBLICATIONS (Google Scholar)

Book Chapters:

1. Y. Ma, **B. K. Joardar**, P. P. Pande, A. Joshi, "Interconnect and Integration Technology," In: Aly, M.M.S., Chattopadhyay, A. (eds) Emerging Computing: From Devices to Systems. Computer Architecture and Design Methodologies. Springer, Singapore

Journal Publications:

2. **B. K. Joardar**, T. K. Bletsch and K. Chakrabarty, " Machine Learning-based Rowhammer Mitigation," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2022 (*under review*)
3. **B. K. Joardar**, J. R. Doppa, H. Li, K. Chakrabarty, P. P. Pande, "ReaLPrune: ReRAM Crossbar-aware Lottery Ticket Pruned CNNs," in IEEE Transactions on Emerging Topics in Computing, 2022 (*under review*)
4. C. Ogbogu, A. I. Arka, **B. K. Joardar**, J. R. Doppa, H. Li, K. Chakrabarty, P. P. Pande, "Accelerating Large-Scale Graph Neural Network Training on Crossbar Diet," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2022
5. **B. K. Joardar**, J. R. Doppa, H. Li, K. Chakrabarty and P. P. Pande, "Learning to Train CNNs on Faulty ReRAM-based Manycore Accelerators," in ACM Trans. Embed. Comput. Syst., 20, 5s, Article 55, August 2021, 23 pages, (as part of ESWEEK 2021)
6. **B. K. Joardar**, A. Deshwal, J. R. Doppa, P. P. Pande and K. Chakrabarty, "High-Throughput Training of Deep CNNs on ReRAM-based Heterogeneous Architectures via Optimized Normalization Layers," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021.
7. **B. K. Joardar**, J. R. Doppa, P. P. Pande, H. Li and K. Chakrabarty, "AccuReD: High Accuracy Training of CNNs on ReRAM/GPU Heterogeneous 3-D Architecture," in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 40, no. 5, pp. 971-984, 2021.
8. A. I. Arka, **B. K. Joardar**, R. G. Kim, D. H. Kim, J. R. Doppa, and P. P. Pande, "HeM3D: Heterogeneous Manycore Architecture Based on Monolithic 3D Vertical Integration," in Transactions on Design Automation of Electronic Systems, 26, 2, Article 16, 2021.
9. A. I. Arka, **B. K. Joardar**, J. R. Doppa, P. P. Pande and K. Chakrabarty, "Performance and Accuracy Trade-offs for Training Graph Neural Networks on ReRAM-based Architectures," in IEEE Transactions on Very Large-Scale Integration (VLSI) Systems, 2021

10. **B. K. Joardar**, R. G. Kim, J. R. Doppa, P. P. Pande, D. Marculescu and R. Marculescu, "Learning-based Application-Agnostic 3D NoC Design for Heterogeneous Manycore Systems," in IEEE Transactions on Computers, vol. 68, no. 6, pp. 852-866, 2019

11. A. Deshwal, N. K. Jayakodi, **B. K. Joardar**, J. R. Doppa, and P. P. Pande, "MOOS: A Multi-Objective Design Space Exploration and Optimization Framework for NoC Enabled Manycore Systems," in ACM Trans. Embed. Comput. Syst. 18, 5s, Article 77, 2019

Conference Publications:

8. **B. K. Joardar**, T. K. Bletsch and K. Chakrabarty, "Learning to Mitigate Rowhammer Attacks," in Design, Automation & Test in Europe Conference & Exhibition (DATE), 2022, pp. 564-567.

9. **B. K. Joardar**, J. Rao Doppa, P. P. Pande and K. Chakrabarty, "NoC-enabled 3D Heterogeneous Manycore Systems for Big-Data Applications," in 23rd International Symposium on Quality Electronic Design (ISQED), 2022, pp. 1-6.

10. **B. K. Joardar**, A. I. Arka, J. R. Doppa, P. P. Pande, H. Li, and K. Chakrabarty, "Processing-in-Memory enabled Heterogeneous Manycore Architectures for Deep Learning: From CNNs to GNNs", in International Conference on Computer Aided Design (ICCAD), 2021

11. A. I. Arka, **B. K. Joardar**, J. R. Doppa, P. P. Pande and K. Chakrabarty, "DARe: DropLayer-Aware Manycore ReRAM Architecture for Training Graph Neural Networks," in International Conference on Computer Aided Design (ICCAD), 2021.

12. X. Yang, S. Belakaria, **B. K. Joardar**, H. Yang, J. R. Doppa, P. P. Pande, K. Chakrabarty and H. Li, "Multi-Objective Optimization of ReRAM Crossbars for Robust DNN Inferencing under Stochastic Noise," in International Conference on Computer Aided Design (ICCAD), 2021.

13. **B. K. Joardar**, A. I. Arka, J. R. Doppa and P. P. Pande, "3D++: Unlocking the Next Generation of High-Performance and Energy-Efficient Architectures using M3D Integration," in Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France, 2021

14. A. I. Arka, **B. K. Joardar**, J. R. Doppa, P. P. Pande and K. Chakrabarty, "ReGraphX: NoC-enabled 3D Heterogeneous ReRAM Architecture for Training Graph Neural Networks," in Design, Automation & Test in Europe Conference & Exhibition (DATE), Grenoble, France, 2021 (**Best Paper Award Nomination**).

15. **B. K. Joardar**, N. K. Jayakodi, J. R. Doppa, H. Li, P. P. Pande and K. Chakrabarty, "GRAMARCH: A GPU-ReRAM based Heterogeneous Architecture for Neural Image Segmentation," in Proceedings of 23rd IEEE/ACM Design, Automation & Test in Europe Conference & Exhibition (DATE), 2020 (**Best Paper Award Nomination**)

16. **B. K. Joardar**, P. Ghosh, P. P. Pande, A. Kalyanaraman and S. Krishnamoorthy, "NoC-enabled Software/Hardware Co-Design Framework for Accelerating k-mer Counting," International Symposium on Networks-on-Chip (NOCS '19), New York, NY, USA, 2019 (**Best Paper Award**)

17. P. Bogdan, F. Chen, A. Deshwal, J. R. Doppa, **B. K. Joardar**, H. Li, S. Nazarian, L. Song, and Y. Xiao, "Taming extreme heterogeneity via machine learning based design of autonomous manycore systems," in Proceedings of the International Conf. on Hardware/Software Codesign and System Synthesis Companion (CODES/ISSS), 2019

18. **B. K. Joardar**, A. Deshwal, J. R. Doppa and P. P. Pande, "A Machine Learning Framework for Multi-Objective Design Space Exploration and Optimization of Manycore Systems," 2019 ACM/IEEE 1st Workshop on Machine Learning for CAD (MLCAD), Canmore, AB, Canada, 2019, pp. 1-6

19. **B. K. Joardar**, R. G. Kim, J. R. Doppa, P. P. Pande, "Design and Optimization of Heterogeneous Manycore Systems enabled by Emerging Interconnect Technologies: Promises and Challenges," Proceedings of 22nd IEEE/ACM Design, Automation & Test in Europe Conference & Exhibition (DATE), Florence, Italy, 2019

20. **B. K. Joardar**, B. Li, J. R. Doppa, H. Li, P. P. Pande and K. Chakrabarty, "REGENT: A Heterogeneous ReRAM/GPU-based Architecture Enabled by NoC for Training CNNs," Proceedings of 22nd IEEE/ACM Design, Automation & Test in Europe Conference & Exhibition (DATE), Florence, Italy, 2019

21. **B. K. Joardar**, J. R. Doppa, P. P. Pande, D. Marculescu and R. Marculescu, "Hybrid On-Chip Communication Architectures for Heterogeneous Manycore Systems," Proceedings of 37th IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2018.

22. **B. K. Joardar**, K. Duraisamy and P. P. Pande, "High performance collective communication-aware 3D Network-on-Chip architectures," 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), Dresden, 2018

23. **B. K. Joardar**, W. Choi, R. G. Kim, J. R. Doppa, P. P. Pande, D. Marculescu and R. Marculescu, "3D NoC-enabled heterogeneous manycore architectures for accelerating CNN training: Performance and thermal trade-offs," 2017 Eleventh IEEE/ACM International Symposium on Networks-on-Chip (NOCS), Seoul, 2017

PRESENTATIONS/POSTERS AND INVITED TALKS

- Invited talks at NCSU, UC Irvine, UT Dallas, UC Riverside, Boston University, Iowa State University
- Poster presentation at SRC annual event (2021, 2022).
- Presented my research at multiple conferences including DATE (2018, 2019, 2020, 2022), NOCS (2019).
- Presented poster at Cadence Design Systems (2019).